Abstract-To analyze and to handle the radio frequency immunity of microcontrollers requires understanding the origins of the complex frequency response of the immunity. This paper assumes that the frequency response of the immunity can be characterized with a set of fingerprint features in the immunity curves. Positions and shapes of those fingerprint features are determined by certain components in the disturbance propagation network. In order to prove that assumption, a series of models are created and simulated. The roles of various model components on the immunity are analyzed by comparing the simulation results from different model structures. The fingerprint features on the immunity curves are identified. The paper shows how to treat a wide-range immunity curve with separated features. It also shows the responsible model components for those separated features. With the awareness of those features and their origins, researchers can concentrate on extracting the models of the most important components in the disturbance propagation network when modeling the immunity of the complex integrated circuits like microcontrollers.
INTRODUCTION
The conducted radio frequency (RF) electromagnetic immunity, shortened as 'immunity', of integrated circuits (ICs) is the response of ICs to electromagnetic interference (EMI) signals in RF range through conducted channels. It is a common issue for most electronic systems. The measurement result of the immunity is the relationship between the maximal incident EMI power, under which an IC can still perform in a normal way, and the EMI frequency [1] . The immunity of ICs is a hybrid subject of microelectronics and RF electromagnetics. There are three fundamental topics in thissubject:immunity tests, immunity modeling, and immunity mechanism. The immunity simulation is interesting because it is the only method to evaluate the immunity performance of ICs and electronic modules in the early design stage before the hardware comes out. Motivated by the IC industry, the international electric committee (IEC) has started to establish a standard for the modeling of the immunity of ICs [2] .
The direct power injection (DPI) method has been applied to measure the immunity of IC since the earliest research on the IC EMI in 1970s [3] . It is widely accepted in the electronic industry [4] and is now included in the IEC standard [5] . This paper is dedicated to simulate the DPI immunity.
Complex ICs like center processing units, system on chips, and microcontrollers are nowadays key devices in electronic systems. Due to the huge number of transistors and complex geometries of interconnections of complex ICs, it is impractical to simulate the full IC using electromagnetic simulator at the field level or using SPICE simulator at the transistor level. Moreover, a complex IC can be configured in various ways, for example, with various system clock frequencies. The electrical property of a complex IC changes when the configuration changes. The amount of time to simulate the complex IC with all possible configurations is not acceptable. The immunity modeling of the complex ICs requires a great simplification on the IC without the loss of any important information of the IC.
Starting from early 2000s, several individual cases on the modeling of complex ICs for immunity simulations have been reported. Some of the simulation cases have used the statistical approach [6] , the macromodel approach [7] , and the neural network approach [8] . However, the most widely used approach uses the SPICE-formatted equivalent circuit [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] . [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] are performed on various types of pins of complex ICs. They cover issues like simulation setup, the model of the test fixture, the core model, and the package model. To standardize the immunity model of complex ICs, there are still a lot to do. As is mentioned in the previous paragraph, the circuit of the IC needs simplification, and the boundary of the simplification is so far not clear. The fundamental question, i.e., what is the right structure of the IC model and the model contents, has not been answered.
The purpose of this paper is neither to add a new study case with a specific complex IC nor to propose a new structure for a standard model. It is mainly intended to find the right format of a standard model and the necessary (not complete) components that should be included into that standard model.
An immunity model of an IC system contains two groups: the EMI propagation networks (EMIPNs) and the on-chip functional modules (OCFMs). Both the DPN transfer coefficient and the OCFM responses could be frequency dependent. The OCFM response is not well understood and it requires deep investigation. The EMIPN is formed by the on-board, on-package, and on-chip coupling devices, loading devices, and interconnections. In most design procedures of complex ICs, standard cells and macro-modules are used, the main work of designers are the floorplan and routing. That is to say, the main work is constructing the EMIPN not building the transistor circuits. The same story happens for board designers and package designers. As a consequence, the EMIPN is the modification object for the immunity optimization of the IC. The frequency response of the EMIPN and the model of the EMIPN are important and are worth of special study. 4 This paper is focused on the EMIPN. For OCFMs, only their impedance will be considered. The frequency response of OCFM is assumed to be constant. A model component is the representation of a physical channel in the EMIPN. The paper examines the following physical channels:
-Board devices, -Package, -Chip, -Connecting Traces, polygons and planes, -Inter-power domain coupling, -Chip-board coupling, -Package-board coupling, -IO module.
A model component forms a path for the EMI current. It influences the propagation of the EMI signal from the EMI source to the OCFMs and thus influences the immunity of the IC. A frequency response curve is a two-dimension geometric structure. It can be decomposed into a set of fundament shapes. Those basic shapes can be marked as features. A model component influences the immunity through those features. This paper considers the following features of an immunity-frequency curve.
-Roll-off region, -Roll-up region, -Flat region, -Corner, -Peak, -Dip.
In a SPICE netlist, each physical channel has its corresponding equivalent circuit. The equivalent circuit can be easily manipulated, which makes the SPICE format model especially suitable for immunity mechanism analysis. The model of this paper is in the SPICE format. The DPI immunity test method covers the frequency range from 10 5 Hz to 10 9 Hz. When the equivalent circuit of a physical channel is extracted, only the property dominating the behavior in the DPI frequency range is counted. The equivalent circuits in this paper take simple forms. The circuit elements are assigned with estimated typical values that are not from a particular IC system. That kind of estimation is not enough to match immunity measurement results; however, it is sufficient for the mechanism analysis. A model component can be linear or nonlinear. This paper leaves the nonlinear effects as in following-up work. As a summary, the models in this paper are SPICE netlist employing only linear elements that represent the main behaviors of the corresponding physical objects in frequency range from 10 5 Hz to 10 9 Hz.
A complex IC has multiple pins. Those pins can be roughly grouped into power supply pins and the input and/or output (IO) pin. According to the types of the signals, the IO pins can be grouped into data IO (DIO) pins and oscillator IO (XIO) pins. EMI signals can be injected to those pins with the ground pin as the reference. This paper studies the immunity of the power supply pin, the DIO pin, and the XIO pin. The signal propagation of an IC with its board follows two networks. The power components, supply pins and its interconnections form the power distribution network PDN. The PDN may have more than one domain. The IO pin, its load and the interconnections form an IO network (ION). The ION has two blocks, one for DIO and the other for the XIO. The model of IC and its PCB is called the device under test (DUT) model. The model with purely PDN network is the PDN model, labeled with P. The model with ION plus a perfect PDN is the IO model, labeled with SD for the data IO module and SX for the oscillator IO module. The whole model for immunity simulation consists of the test-fixture model and the DUT model. Section 2 creates a series of models. It starts with a simple PDN model.
New components in the PDN are added to the model step by step. After that, IO models are considered. The final DUT mode contains two power domains, a DIO block and an XIO block. Section 3, gives the methods for calculating the immunity. It illustrates the principles of formation of the critical features in the immunity. Section 4 shows the simulation results on the aforementioned models. The impacts of the model components are analyzed through comparing the simulation results on different models. The corresponding fingerprint features are identified on the immunityfrequency curve. Section 5 is the conclusion.
MODELS

The Test Fixture
The hardware configuration of the DPI method is shown in Figure 1 . A complex IC has multiple functional modules. The whole path for the EMI signal from the source to a functional module can be divided into four parts: off-board, on-board, package, and on-chip. The paper assumes that the failure of the IC is due to the fact that the amplitude of the EMI signal on a functional module is beyond the EMI threshold of that functional module. The phase of the EMI signal is irrelevant. More details about the failure criterion are given in [18] . The off-board EMI path consists of an amplifier, a directional coupler, a SMA or SMB connector, cables and traces. Qualities of nowadays products in the RF industry make it easy to achieve the impedance match in the off-board path. The propagation changes only the phase of the EMI signal. However the phase is not important. Therefore the generator and the off-board path can be modeled with a perfect source V S plus a resistance R S .
The on-board path consists of an injection capacitor and PCB traces. All of them suffer parasitic effects. Since the focus of this paper is the IC, the on-board path can be modeled with a capacitance C INJ . V S , R S and C INJ build the model of the EMI source, depicted in Figure 2 
PDN Modes
A summary of model components in the PDN network is listed in Table 1 . Detailed descriptions of those components are given below.
The subscript of a model element consists of a few letters indicating the nets and parts of element. As to the net, P stands for the supply, G for the ground, D for the DIO, and X for the XIO. As to the part, C stands for chip, P stands for the package, and B stands for the PCB. Moreover, there are indexes distinguishing multiple elements of the type, connecting the same nets, and between the same parts.
The precise content of a model component belongs to the topics of parameter exaction [19, 20] , which is outside the scope of this paper. Mode P1 is a basic model containing the PDN of the complex IC and the board with perfect interconnections. The current consumption of a complex IC consists of leakage current, short current and switching current. All of them are proportional to the supply voltage, and thus the total current can be modeled with a resistance R PGCC between the supply pin and the ground pin. A modern complex IC contains chip decoupling capacitor (DeCap). There is parasitic capacitive coupling between supply lines and the ground lines on the chip. Those two channels are modeled with a capacitance C PGCC . The supply pin is normally terminated with the board DeCap, which is modeled with a capacitance C PGBB . The on-board power supplier is a voltage regulator. The model of the regulator is a direct current (DC) voltage source V REG plus a current-limiting resistance R REG . The output of the voltage regulator is normally terminated with a load capacitor which is modeled with a capacitance C REG . C REG , C PGBB , and C PGCC absorb high frequency noise in the PDN and they are called power capacitances.
In a typical application, C REG is a few µF, C PGBB is a few 100 nF, and C PGCC is a fraction of or a few nF. R PGCC is ranged from 10 Ω to 1 kΩ. R REG is a few Ω. Figure 2(b) shows the DUT model P1. In an immunity simulation, the terminal PUT in Figure 2 (b) is connected to the terminal PUT in Figure 2 (a). The EMI source has amplitude of V S . The EMI voltage on the PUT is V PUT . The effective EMI signal which disturbs the IC is V FM . FM stands for "functional module". The impedance of a FM is called the FM impedance Z FM . Model P1 is applied to study the effects of above capacitances and resistances.
Model P2 is updated from P1. It considers the parasitic effect of interconnections. The power interconnection between the IC and the voltage regulator is established with a trace (or a polygon) for the supply pins and the ground plane for the ground pins. Both of them are not perfect. Each connection is modeled with the series connection of an inductance and a resistance: L REGP and R REGP for the supply net, and L REGG and R REGG for the ground net. The chip of an IC is connected to the board through the package. A package is constructed with the lead frame and/or the bonding wire. Wires and leads carry parasitic inductance and resistances. The package is modeled with L PPPP and R PPPP for the supply pin, and L GGPP and R GGPP for the ground pin. The board DeCap has SMD package. The parasitic effect of board DeCap is modeled with an inductance L CPGBB and a resistance R CPGBB . The chip DeCap is distributed on the chip. The interconnection from the supply and ground pads to the DeCap carries resistance and is modeled with R CPGCC . The parasitic inductance of on-chip interconnection is complex due to the complex directions of on-chip currents. This paper does not consider that inductance.
The distance between the voltage regulator and the IC is several cm and thus the corresponding L REGP is tens of nH. The package inductance is a few nH. The interconnection resistance is a faction of Ω. Figure 2 (c) shows the DUT model P2. The model is applied to study the impact of each parasitic effect on the immunity.
Model P3 considers no-conductive channels in addition to the interconnections traces, wires and leads. The first channel is the field coupling between the chip and the board. It is capacitive. A PCB has small, or even no, power plane but a large ground plane. Therefore the chip-board capacitive coupling exists mainly in the ground net. The channel is modeled with a capacitance C GGCB . The second channel is the capacitive between the package and the board. The channel is modeled with a capacitance C GGPB . In a typical application, C GGCB is tens of pF while C GGPB is close to 10 pF. Figure 2 (c) shows the DUT model P3. The model is applied to study the impact of each non-conductive channel on the immunity.
ION Models
A summary of model components in the ION is listed in Table 2 . Detailed descriptions of those components are given below.
Model SD is the basic model for simulating the immunity of DIO pins. To test a data input pin, a data source is required. To test a 
data output pin, a data receiver is required. Therefore, the DIO pins are tested in pairs: an input pin is directly connected to an output pin. An output pin has three statuses-output high, output low, and high impedance. An output pin in the high-impedance status is equivalent to an input pin. Those behaviors are realized with two resistances: one from the pad to the supply R PDCC and the other from the pad to the ground R DGCC . The pad of an IO is parasitically coupled to the on-chip supply and ground through mainly the electrical field. Those effects are modeled with capacitances C PDCC and C DGCC . The pin package is modeled with an inductance L DDPP and a resistance R DDPP . The load is modeled with a capacitance C DGBB . IO pins are normally loaded. C DGBB and R DGBB are the models for alternating current (AC) load and DC load respectively. The SMD capacitor has parasitic resistance which is modeled with R CDGBB . The parasitic inductance is neglected because of the board interconnection inductance L DDBB . As a basic model, the supplier for the IO is modeled with a perfect PDN mode like Model P1. The pad capacitance is a few pF. The pad resistance ranges from 10 Ω to 1 kΩ. C DGBB is tens of pF. R DGBB is in the range of kΩ. Model SD is shown in Figure 2 (e). Model SX is the basic model for a special IO module: the XIO module. The structure of the XIO is similar to the DIO. The main difference of the two IO structures lies in the fact that for many applications there is a resonator between the input pin and the output pin of the oscillator. The resonator is modeled with R XXBBIO , C XXBBIO , and L XXBBIO . Model SX is depicted in Figure 2 (f). Normally, C XGBBI and C XGBBO share the same value. They are called the longitude foot-point capacitance [21] . C XXBBIO is called the transverse foot-point capacitance.
Model of the Whole DUT
Model PSXSD, shown in Figure 2 (g), is the full DUT model. It has four blocks: two for PDN, one for DIO and one for XIO. The structures of the models come from model P3, SD and SX. The models can be used to analyze the impact between PDN domains and between the ION and the PDN.
The two PDN blocks represent two power domains. Many complex ICs have more than one power domain. Each domain has separated supply pins. The local grounds of those power domains are either directly connected or connected through the substrate. In Figure 2 (g), domain 1, denoted with PDN1, is a core domain with large chip DeCap and large current while domain 2, denoted with PDN2, is a port domain with small chip DeCap and small current. Each domain has its own V FM . The inter-domain connection through the substrate or the common ground is modeled with a resistance R GGCC 12 . Besides the substrate, there is capacitive channel connecting two domains. One major origin of the channel is the electro static charge (ESD) network. The channel is modeled with a capacitance C PPCC 12 . R GGCC 12 is near zero for the common ground coupling and is 10 to 100 Ω for the substrate coupling. C PPCC 12 is in the range tens of pF.
ANALYSIS METHODS
Immunity Calculation Method
Details of the immunity calculation method can be found in [18] . A brief description is given below. The EMI source with amplitude VS induces an EMI voltage VFM on the OCFM of the IC. TC is the transfer coefficient. As defined in (1), it is the ratio of VFM to VS. TC is obtained with AC simulation on the immunity model with a SPICE simulator. The arriving EMI voltage VFM should be below a certain threshold VFM th . Once the VFM is beyond VFM th , the IC is considered in the failure state. The limitation of the VFM introduces maximal allowed source amplitude VS th defined in (2). The corresponding forward power of the EMI source with amplitude VS th is the immunity. The forward power is obtained with (3) . With the definition of a reference power PS 0 , stated in (4), the immunity expression is simplified into (5). The first term in the right side of (5) is determined by the transistors. The second term of (5) is determined by the propagation network. For simplicity, this paper assumes that PS 0 is independent on the frequency.
If an IC model contains multiple VFMs, then each VFM k introduces a VS th k and a PS th k . For that case, the immunity is the minimal PS th k , as stated in (6) .
Origins of the Immunity Features
To examining the main features of the TC, a simplified analytical expression of TC is given in (7) . Z BP is the impedance of a parallel branch containing the FM while Z BS is the impedance of series branch containing the FM. The physical meaning of (7) is following: the DUT model is built with series and parallel connected networks. Z DUT and Z INJ determine the ratio of V PUT to VS. The EMI current has to be divided for each parallel connection. And the EMI voltage has to be divided on each series connection.
As indicated with (7), the frequency response of TC is determined by all impedances. The expression of an impedance has frequency dependent terms and frequency independent terms. For a certain frequency interval, one term may dominate the impedance, and the impedance of a branch may be dominated by one or a few circuit elements. Therefore, for a certain frequency range, TC may respond to the frequency in a simple way. The frequency response of TC can be classified into five cases as shown in (8) . The k in (8) is a positive integer. The resonance in a loop formed with the circuit elements in a branch introduces Z BS or Z DUT to approach ∞ (local maximum), and thereby a dip is shown in the immunity. The resonance of a branch introduces Z BS or Z DUT to approach 0 (local minimum), and thereby a peak is shown in the immunity. The origins of the flat, rolling-up and rolling-off regions can be understood easily therefore their illustration is neglected here.
Selection and Ordering of the Simulation Results
There are 
RESULTS AND DISCUSSIONS
EMI Source Model
A corner frequency f injRC is defined in (9) . In the frequency range below f injRC , the impedance, which means the magnitude of the impedance here and below, of C INJ is greater than R S , and Z INJ is dominated by C INJ . Above f injRC the impedance is dominated by R S , see (10) .
The first term in right side of (7) can be simplified into (11) or (12) depending on the relative magnitude of Z INJ with respect to Z DUT .
If Z DUT behaves capacitively with an effective capacitance C DUT , (11) can be satisfied for frequencies above f injRdutC , see (13) and f injRC .
If Z DUT behaves inductively with an effective inductance L DUT , (11) can be satisfied for frequencies between f injRC and f injRdutL , see (14) .
If Z DUT behaves resistively with an effective resistance R DUT , (11) can be satisfied for frequencies below f injCdutR , see (15) Table 3 lists a series of simulations on Model P1 in which components of a perfect PDN are one by one enabled. The corresponding simulation result is shown in Figure 3 . Table 3 . Simulation setup on model P1 for Figure 3 . The brown curve is the simulated immunity where only R PGCC exists in the model. Below f injRC , TC is determined by the impedance ratio of C INJ to R PGCC . As a result, TC increases with frequency, and the immunity decreases with frequency. Above f injRC , TC is determined by the ratio of R S to R PGCC , see (16) , and is thereby independent on frequency. A flat region appears in a frequency range above f injRC . The corresponding immunity can be evaluated with (17) . It is called the basic immunity of the supply pin, labeled with P P 0 . It is the immunity of a naked IC without any "protection" (capacitor).
Now refer to the red, the green and the blue curves. Enabling capacitances of model P1 increases the immunity. Among those capacitances, C REG has the greatest value and thereby increases the immunity to the greatest extent. The total capacitance added into the DUT model gives C DUT . At frequency above f PCcRdutC , see (18) , the impedance of C DUT is less than R PGCC , and thereby Z DUT is dominated by C DUT . Typically, f PCcRdutC and f injRdutC are much lower than f injRC , therefore, in frequency region above f injRC , TC is determined by the impedance ratio of C DUT to R S , see (19) . A rollingup region of +20 dB/decade appears.
Enabling R REG increases the immunity further. However, the increment happens only in frequency ranging up to f PCregRdutC , see (19) . f PCregRdutC is typically much less than f injRC and f injCdutR . Below f PCregRdutC , the impedance of C DUT is greater than R REG , Z DUT is dominated by R REG , Z INJ is dominated by C INJ , and (11) is valid. Consequently, TC is determined by the impedance ratio of R REG to C INJ , see (16) , and thus a rolling-off region of −20 dB/decade appears. The corresponding immunity in the rolling-off region can be evaluated with (17) .
f PCregRdutC
In the frequencies ranging from f PCregRdutC to f injRC , the impedance of R REG is greater than C DUT , Z DUT is dominated by C DUT , and Z INJ is dominated by C INJ . Consequently, TC is determined by the impedance ratio of C DUT to C INJ , see (23), and thus a flat region appears. The corresponding immunity in the flat region can be evaluated with (24).
4.3. Simulation on PDN Model P2 Table 4 lists a series of simulations on Model P2 in which interconnection parasitic components are one by one enabled. The corresponding simulation result is shown in Figure 4 . The blue curve Figure 4 (case 1 in Table 4 ) is copied from the dark curve in Figure 3 (case 5 in Table 3 ). Table 4 . Simulation setup on model P2 for Figure 4 . The board interconnection parasitics introduce a corner at f PCregCiR and a dip at f PDbbb . Before the discussion on those two frequencies, let's have a look on Figure 5 . Figure 5 shows the results of a set of simulation with various R REG and C REG . They are simulated on model P2 where only parasitic elements L REGP and L REGG are enabled. R REGP and R REGG are set to be 1 mΩ in that case. At f PPregCiL , defined in (25), the impedance of
At f PDbbb , defined in (26), resonance happens in the loop though C PGBB , L REGi and C REG , and correspondingly a dip appears in the immunity-frequency curve. Because L REGi already shields the impedance of C REG , therefore C REG is neglected in (26).
As the frequency increases further and exceeds f PDbbb , the impedance of C PGBB is less than the impedance of L REG . C PGBB dominates Z DUT . Therefore, TC is irrelevant to R REG and C REG . R REG and C REG are now ineffective. As C REG becomes ineffective, C DUT is the sum of C PGBB and C PGCC , which is roughly equal to C PGBB . Therefore (18) should be updated into (27). f PDbbb is much higher than f PCcRbdC , so that at and above f PDbbb Z DUT is dominated by C DUT .
Now go back to the green curve in Figure 4 . When the frequency goes beyond f PCregCiR , defined in (28), the existence of R REGi = R REGP + R REGG can shield the impedance of C REG , and thus dominates the DUT impedance. The injection impedance is still capacitive; therefore the immunity turns to decreases with frequency. When the frequency exceeds f PCregiRL , defined in (29), L REGi replaces R REGi as the dominant factor for the DUT impedance, the immunity decreases further with the frequency.
Once the frequency exceeds f PDbbb , the immunity increases with frequency at rate +20 dB/decade. The rolling-up region is identical to the green curve in Figure 5(a) . Therefore the role of regulator interconnection parasitics is to switch the immunity from the dark curve to the red curve (both in Figure 3 ) at f PCregCiR . With (19) , the immunity of the rolling-up region can be calculated with (30).
Refer to the red curve in Figure 4 . The package parasitics, the board DeCap and chip DeCap form a loop. The loop has a resonance frequency f PDbpc . At f PDbpc , TC approaches the local maximum, and thereby a dip appears in the immunity curve. Defining L PPG = L PPPP + L GGPP , the resonance frequency can be calculated with (31). Beyond f PDbpc , the impedance of L PPG is much greater than that of C PGBB and C PGCC , and thereby Z DUT is dominated by C PGBB . Z BP is dominated by L PPG , and Z FM is dominated by C PGCC . f PDbpc is above f injRdutC and f injRC . Therefore (11) is well satisfied. As a consequence, TC can be evaluated with (32). The immunity shows a rolling-up behavior of +60 dB/decade.
Refer to the dark curve in Figure 4 . The parasitic resistance of the board DeCap R CPGBB shields C PGBB if the frequency is above f PCbdRC , see (33) . If the frequency is above f PCbdLR , see (34), the board DeCap parasitic inductance L CPGBB shields R CPGBB . In that case, Z DUT is dominated with L CPGBB . Therefore the TC at frequencies Figure 5 . Supplement immunity simulation results on model P2.
above f PCbdLR and f PDbpc should be updated from (32) to (35). The rolling-up rate is now +20 dB/decade.
Refer to the brown curve in Figure 4 . R CPGCC reduces the depth of the immunity dip at f PDbpc . The impedance of R CPGCC is greater than that of C PGCC for frequencies above f PCcdRC , see (36). Consequently, Z FM is dominated by R CPGCC , and TC in frequency range above f PCcdRC and f PDbpc becomes (37). It is now independent from the frequency. A flat region appears in the immunity curve. The corresponding immunity can be calculated with (38).
(38) assumes that the impedance of L CPGBB is much smaller than R S . This condition is satisfied up to frequency f PCnjRbdL , defined in (39). Above f PCinjRbdL , the impedance of L CPGBB is greater than R S , and the expression of TC should be modified into (40). It corresponds to a 20 dB/decade rolling-up region.
Up to now, the EMI source model uses a capacitance to model the injection capacitor. However, the capacitor has parasitic resistance and inductance. The resistance is much smaller than R S and is thereby neglectful. When the inductance L CINJ is considered, (40) should be modified into (41). It still corresponds to a 20 dB/decade rolling-up region. Table 5 lists a series of simulations on Model P3 in which field coupling components are one by one enabled. The corresponding simulation result is shown in Figure 6 . The blue curve Figure 6 (case 1 in Table 5 ) is copied from the brown curve in Figure 4 (case 5 in Table 4 ). Table 5 . Simulation setup on model P3 for Figure 6 .
Simulation on PDN Model P3
On On Red Figure 6 . Immunity simulation results on model P3.
Refer to the green curve in Figure 6 , the presence of C GGCB introduces a peak and a dip near in hundreds MHz range. The origin of the peak is the resonance in the loop through L GGPP , R GGPP , R PGCC 2 , and C GGCB . The resonance induces great impedance between the chip ground and the board ground, the loop absorbs most EMI signals, and thereby the EMI signal left for V FM is little. The resonance frequency is f PPpcb , defined in (42). The origin of the dip is the resonance in loop through L CPGBB , L PPPP , R PGCC , and the parallel connection of L GGPP and C GGCB . V FM belongs to that loop. The resonance frequency is f PDpcb , see (43).
Refer to the red curve in Figure 6 , the presence of C PGPB and C GGPB introduce respectively two dips above 1 GHz. One is induced by the resonance in the loop through L GGPP2 , R PGCC , L PPPP , and the parallel connection of L GGPP1 and C PGPB . The other is induced by the resonance in the loop through L PPPP 2 , R PGCC , L GGPP , and the parallel connection of L CPGBB + L PPPP 1 and C PGPB . Both loops contain V FM . Their resonance frequencies are given with (44) and (45) respectively.
4.5. Simulations on Model SD Table 6 lists a series of simulations on Model SDin which various states of the output pin are selected. The corresponding simulation result is shown in Figure 7 . Table 6 . Simulation setup on model SD for results in Figure 7 . Let's consider the state of output Low first. At low frequency, the pad capacitances (in pF range) and the interconnection inductances are inactive, and TC can be expressed with (46). The corresponding immunity is given in (47). The TC has a corner frequency f DC , stated in (48). Below f DC , TC is proportional to frequency, and the immunity has rolling-off behavior. Beyond f DC , C INJ is neglectful, TC is simplified into (49) and the immunity can be expressed as (50). It corresponds to a flat region in the immunity-frequency curve.
As the frequency increases further, the EMI may induce resonance in the ION, and thereby immunity peaks and dips appear. The peak is due to the resonance in the load between L DDBB and C DGBB . The resonance frequency is f DPbLC , stated in (51). Please note, the impedance of R DGBB at frequency near GHz is much higher than that of C DGBB , therefore R DGBB is neglectful.
The pad capacitances of the input pin and output pin to the supply net and to the ground net are almost the same, and therefore this paper uses C DPAD to present them. The package inductance of DIO pins are also almost the same, and therefore this paper uses L DDPP to present them. The frequency where the impedance of C DPAD and the impedance of R DGCCO are equal in magnitude is f DCpadRC , defined in (52),which indicates that in the state of strong Low, R DGCCO will dominate the impedance between the output pad and the ground up to 5 GHz. Consequently, the immunity dip can be induced by the resonance in the loop through C DGBB , L DDBB , L DDPPO , and R DGCCO . The location of the dip is f DDbpcR , stated in (53). Another loop is through R DGCCO , L DDPPO , L DDPPI , and the parallel connection of C PDCCI and C DGCCI . The resonance frequency is f DDcppcR , stated in (54). Due to the bypass effect of C DGBB , which reduces the effective loop capacitance, the exact dip location is little bit higher than f DDcppcR .
Moreover, (52) indicates that in the medium and weak Low state, C DPAD will dominate the impedance when the frequency is close to 1 GHz, and thereby R DGCCO is neglectful for that frequency range. It is now not necessary for the resonant loop to include R DGCCO . There are two loops whose resonances introduce immunity dips. The first one is longitude (from the PCB to the pad) which goes through C DGBB , L DDBB , and the parallel connection of the packages and pads of the two DIO pins. The resonance frequency is f DDbpcC , given in (55). The second one is transverse (from one pad to the other pad) which goes throughinput pad, the input package, the output package, and the output pad. The resonance frequency is f DDcppcC , given in (56). When the output pin is in Hi-Z state, the structures of the two pins are identical, there is no transverse loop resonance, and therefore there is no dip at f DDcppcC in the dark curve in Figure 7 .
The output pin can be set as High or Low. When the output is High, the DC channel between the pad and the ground is R PDCC + R REG . When the output is low, the DC channel between the pad and the ground is R DGCC . The difference of the two states is R REG .
Therefore the simulation results for those two states are distinguishable in the low frequency range. If the frequency is sufficiently high, say above f DCpadRpdnC , see (57), the impedance between the pad (state High) and the ground will be dominated by R PDCC , and therefore its immunity will be indistinguishable from that of the state Low.
f DCpadRpdnC 0.15 kHz
4.6. Simulations on Model SX Table 7 lists a series of simulations on Model SX in which various values are assigned to the foot-point capacitances. In the first three cases, the PUT is the oscillator input pin (X1). In the later three cases, the PUT is the oscillator output pin (X2). The corresponding simulation result is shown in Figure 8 . Table 7 . Simulation setup on model SX for results in Figure 8 . Let's consider the case that the PUT is pin X1 first. C INJ dominates the injection impedance for frequency up to f xinjCR . According to (58), f xinjCR is typically near 1 GHz. In the low frequency range, inductances are ineffective, and thereby TC can be expressed with (59). The corresponding immunity, see (60), is called the base immunity of the oscillator input pin. The pad capacitances of pin X1 and pin X2 to the supply net and to the ground net are almost the same, and therefore the paper uses C XPAD to present them.
There is an obvious dip near 0.5 GHz in all three curves. At f X1P , the imagine part of the impedance at node PUT toward the board is zero, i.e., impedance of L XXBBI cancels the imagine part of the impedance of network right to L XXBBI . Most EMI current at node PUT flows toward the board, and little current flows to pad X1. Therefore the DUT shows a peak immunity here. f X1P can be roughly evaluated with (61).
There is a dip at slightly above 0.5 GHz in all three curves. The location of the dip is sensitive to the value of C XXBBIO and is insensitive to the value of C XGBBI /C XGBBO . The dip is due to the resonance in the transverse loop through input pad, the input package, the resonator, the output package, and the output pad. The resonance frequency, f X1Dcprpc , of the loop is given in (62).
There is a dip at near 1 GHz in all three curves. The location of the dip is sensitive to the value of C XGBBI /C XGBBO and is insensitive to the value of C XXBBIO . The dip is due to the resonance in the longitude loop through input pad, the input package, and the input load. The resonance frequency, f X1Dbpc , of the loop is given in (63).
Now consider the case that PUT is pin X2. EMI injected on X2 can also induce the resonances of (62) and (63). Therefore there are corresponding dips at those frequencies. However the injection on X2 results in a peak near 1 GHz and an additional dip above 1 GHz.
Refer to the peak. At f X2Ppc , the imagine part of the impedance at node PUT toward the chip is zero, most EMI current at node PUT flows toward pad X2, and little current flows to pad X1. Therefore the DUT shows a peak immunity here. f X2Ppc can be roughly evaluated with (64).
Refer to the dip. At f X2Dbrb , a resonance happens in the loop through C XGBBI , C XXBIO , and C XGBBO . The corresponding frequency is given in (65).
At frequencies below f X2C , see (66), R PXCCO dominates the voltage at the PUT. The EMI signal at the PUT has to go through CXXBIO to reach pad XI. Therefore the TC can be expressed with (67). The corresponding immunity, see (68), is called the base immunity of the oscillator output pin.
At frequencies above f X2CpadRC , see (69), R PXCCO is ineffective. The EMI signal at the PUT has to go through C XXBIO to reach pad XI. Therefore the TC can be expressed with (70). The corresponding immunity, see (71), is called the base immunity of the oscillator output pin.
The Table 8 lists a series of simulations on Model PSXSD where the PUT is supply pin (PUT1) of the first power domain(PDN1). PUT1 is the same PUT in simulations on model P1-P3. In that series, the second power domain (PDN2), the XIO block, and the DIO block are included one by one. The corresponding simulation result is shown in Figure 9 .
Simulations on Model PSXSD
Compare the red curve with the black curves in Figure 9 . The greatest change on the immunity is the dip at f PDbpc2 (f PDbpc of PDN2). The origin of the dip is the following: The EMI signal is coupled to PDN2 and induces the resonance of PDN2 at f PDbpc2 . Moreover, the introduction of PDN2 reduces the ground inductance and therefore shifts f PDbpc1 (f PDbpc of PDN1) to higher frequency.
Compare the green curve with the blue curve in Figure 9 . The introduction of the XIO block brings a further dip at f fp . The origin is that the EMI signal is coupled into the XIO block and induces resonance at f fpX in that block.
Compare the blue curve with the green curve in Figure 9 . The presence of DIO block introduces resonance in f fpD . f fpX is close to f fpD , therefore the immunity dip structure changes.
The immunity curves in Figure 9 are calculated under the condition that all functional modules have the same VFM th . In reality, each functional module has its own VFM th which is different from others. Some module might be very sensitive to EMI and thereby has low VFM th . Figure 10 shows the cases that the VFM th of one module is only half of other three modules. Comparing the red curve with others, one can immediately observe that the selection of threshold values influence considerably the simulation results. The two immunity dips labeled with f PDbpc almost disappear in the red curve. Figure 11 shows simulation results over three different interdomain coupling configurations. Refer to the red and the blue curves, if the inter-domain coupling is broken, i.e., the two power domains are connected through only the resistive substrate, then the dip structure in the near GHz range will be greatly simplified. That is because the resonances in the second power domain cannot influence the first power domain.
Comparing the green curve with the blue curve, one can observe that the substrate model plays an important role on the dip f PDbpc2 . When the common ground model is replaced with a resistive substrate model, there will be no channel for the resonance of the second power domain at f PDbpc2 . Be coupled to the first power domain. However, resonances at higher frequencies (f PDpcb , f PDppb , f fpD ) can reach the first power domain through the capacitive coupling (C PPCC ) between the power grids of the two domains reduces. 
Refers to the green and the red curves in Figure 11 , C PPCC itself introduces a dip (near 300 MHz in Figure 11 ). The dip location can be estimated with (72). However, the dip is eliminated when the substrate resistance model is replaced with a common ground model. Shortening the grounds of the two domains damped the corresponding loop resonance across C PPCC . Figure 12 compares the simulated immunity of various types of pins. The immunity of XI pin has a simple frequency behavior. From low frequency to high frequency, the immunity curve is firstly a flat region and then dips. The immunity of the XO pin and the DIO pin behave similarly. From low frequency to high frequency, the immunity is firstly a 20 dB/decade rolling-off region, then a flat region, and lastly dips. The immunity of XO pin is much higher than of DIO, because the injection capacitor for XO is smaller than that of DIOand, for XO, there is a resonator separating the PUT and the V FM . The immunity of the supply pins has the most complicated frequency behavior. From low frequency to high frequency, the immunity curve is firstly a 20 dB/decade rolling-off region, then a flat region, the dip due to the regulator-resonance, the dip due to the resonance in PDN1, the dip due to the resonance in PDN2, and lastly dips near 1 GHz range. The two supply pins have similar immunity behaviors. Their discrepancy in 100 MHz range is due to the difference in C PGCC . Immunity of all types of pins share dips at frequencies near 1 GHz. The inter-block coupling makes it possible that injection EMI on the pin of one block induces the resonance in other blocks. Therefore, the immunity dips of different types of pins are correlated. 5. CONCLUSION Table 9 summarizes the important features of the immunity for each type of pins. Table 10 summarizes the important dips that may appear in the immunity of all type of pins. The order of magnitude of the EMI frequency which is near to a feature is given as the position of the feature.
The immunity of a pin of a complex IC is characterized with rolling-off region, flat region, rolling-up regions. Those regions are separated with corner frequencies. The immunity level of regions and the values of corner frequencies are determined with corresponding model elements. Moreover, an immunity curve has dips. The origin of a dip is the resonance in the corresponding current loop. The dip location is the resonance frequency. The resonance is determined with the effective loop inductance and the effective loop capacitance. The dips can be a common structure for different types of pin. With equations, this paper gives the responsible model components for those regions and frequencies.
